Subject description - AE8B32DCL

Summary of Study | Summary of Branches | All Subject Groups | All Subjects | List of Roles | Explanatory Notes               Instructions
AE8B32DCL Digital Signal Processing and Communication Laboratory
Roles:PO Extent of teaching:0P + 2C
Department:13132 Language of teaching:EN
Guarantors:  Completion:Z
Lecturers:  Credits:2
Tutors:  Semester:Z

Web page:

https://moodle.fel.cvut.cz

Anotation:

This is a shared practical laboratory jointly practicing theoretical foundations gained in Digital Signal Processing (B-DSP), Digital Communications (B-DCM) and Data Network Theory (B-DNT) courses. It demonstrates how these areas together allow designing a complex functional system. During the course, students will design a set of building blocks based on individual pieces of knowledge from the all above stated courses allowing at the end to build complex demonstration signal processing and communication systems. The laboratory uses a computer based simulation system platform (e.g. Matlab) to practically verify the system functionality and its performance. It also demonstrates how various CAD and mathematical SW tools can be used in designing the system.

Course outlines:

The laboratory is organized in a block form (0+4) in weeks 8-14 in order to allow sufficient development of the theory in the corresponding lecture courses.
8. FIR filter design. Digital filter structures.
9. Linear digital modulator. Block and Convolutional encoder.
10. Shared medium access - deterministic, non-deterministic.
11. Simple ARQ automation.
12. 2-D signal processing.
13. Digital demodulator for AWNG linear channel. Block code decoder. Convolutional code decoder, Viterbi algorithm. Error rate performance evaluation.
14. Evaluation of the complete example demonstration system - e.g. filtered noisy image transfer over multi-hop shared medium network using coded digital modulation.

Exercises outline:

Literature:

Requirements:

Subject is included into these academic programs:

Program Branch Role Recommended semester
BEOES Open Electronic Systems PO 5


Page updated 29.3.2024 05:51:24, semester: Z,L/2023-4, Z/2024-5, Send comments about the content to the Administrators of the Academic Programs Proposal and Realization: I. Halaška (K336), J. Novák (K336)